Radiation-Hardened VLSI SoC and RAM – Design Features for Bulk Silicon CMOS Technologies

نویسندگان

چکیده

The effect of various types radiation and heavy nuclear particles on VLSI fabricated using CMOS technologies for bulk silicon at a level 250–90 nm is analyzed. Developed certified test crystals (TC) are constructive-topological circuit solutions elements digital libraries, complex-functional RAM blocks peripheral mixed-signal designing radiation-hardened the “system-on-chip” (SoC) type category RT (products with an increased resistance). methodology by design (RHBD) has been further developed. For CAD tools, environment was created manufacturing Russian factories available technologies. Based this environment, competitive high-performance processor SoC were created. Basic technical protected RF patents.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Radiation Hardened by Design Cmos Asic for Thermopile Readouts

Introduction: A radiation hardened by design (RHBD) mixed-signal application specific integrated circuit (ASIC) has been designed for a thermopile readout for operation in the harsh Jovian orbital environment. The multi-channel digitizer (MCD) ASIC (shown in Figure 1) includes 18 low noise amplifier channels which have tunable gain/filtering coefficients, a 16-bit sigma-delta analog-digital con...

متن کامل

Design Techniques for Radiation-Hardened FPGAs

With the RH1280 and RH1020, Actel Corporation introduces radiation-hardened versions of the popular A1280 and A1020 field programmable gate array (FPGA) familes with equivalent gate densities of 8,000 and 2,000 gate array gates, respectively. These products are processed to the QML process flow as defined in MIL-PRF-38535. They are manufactured with a 0.8 micron, two-level metal epitaxial bulk ...

متن کامل

Low cost and highly reliable radiation hardened latch design in 65 nm CMOS technology

As a consequence of technology scaling down, gate capacitances and stored charge in sensitive nodes are decreasing rapidly, which makes CMOS circuits more vulnerable to radiation induced soft errors. In this paper, a low cost and highly reliable radiation hardened latch is proposed using 65 nm CMOS commercial technology. The proposed latch can fully tolerate the single event upset (SEU) when pa...

متن کامل

Radiation Tolerant VLSI Circuits in Standard Deep Submicron CMOS Technologies for the LHC Experiments: Practical Design Aspects

We discuss design issues related to the extensive use of Enclosed Layout Transistors (ELT's) and guard rings in deep submicron CMOS technologies in order to improve radiation tolerance of ASIC's designed for the LHC experiments (the Large Hadron Collider at present under construction at CERN). We present novel aspects related to the use of ELT's: noise measured before and after irradiation up t...

متن کامل

Interconnect design with VLSI CMOS

Historically, high-performance logic circuit interchip design has focused on bipolar emitter-coupled logic (ECL) circuits and signals, but VLSl CMOS has attained performance levels at which problems unique to its characteristics must be addressed for design optimization. In this paper, CMOS interchip circuit models are applied to develop packaging and wiring constraints for synchronous communic...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Infokommunikacionnye i radioèlektronnye tehnologii

سال: 2022

ISSN: ['2587-9936']

DOI: https://doi.org/10.29039/2587-9936.2022.05.4.39